E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.9.1.1. E-tile Native PHY

The E-tile Native PHY consists of PMA and RS-FEC hard logic blocks which supports CPRI and Ethernet protocols.

For more information about the E-tile Native PHY, refer to the E-Tile Transceiver PHY User Guide.

Did you find the information on this page useful?

Characters remaining:

Feedback Message