E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: fye1520913390431
Ixiasoft
Visible to Intel only — GUID: fye1520913390431
Ixiasoft
2.12.1.12. Auto Negotiation Status Register 3
Offset: 0xC9
Auto Negotiation Status Register 3 Fields
Bit | Name | Description | Access | Reset |
---|---|---|---|---|
15:0 | lp_next_page_low | Link Partner Next Page (lower bits) [15] = Link partner next page bit [14] = Link partner ACK [13] = Link partner MP bit [12] = Link partner ACK2 bit [11] = Link partner Toggle bit [10:0] = Link partner Message/Unformatted bits |
RO | 0x0 |