E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Custom PCS Mode

The E-Tile Hard IP for Ethernet Intel FPGA IP supports up to four custom PCS channels with RSFEC feature. This mode bypasses the Ethernet MAC and uses MII interface to transmit and receive packets with data rate between 2.5 to 28 Gbps.

Note: The custom PCS mode does not support auto-negotiation and link training features in the Intel® Quartus® Prime version 19.1.
The custom PCS TX datapath consists of:
  • TX PCS encoder—encodes the data from the PMA interface.
  • TX PCS scrambler—enables the data to be scrambled. Channels cannot lock correctly if the data is not scrambled.
  • Alignment insertion—the TX PCS interface inserts alignment markers.
  • Striper—enables logically sequential data to be segmented to increase data throughput.
The PCS RX datapath consists of:
  • Aligner—enables the alignment of incoming data.
  • RX PCS descrambler—enables the incoming scrambled data to be descrambled.
  • RX PCS decoder—decodes the incoming encoded data from the PMA interface.