H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.1. H-Tile Hard IP for Ethernet IP Core TX Datapath

The TX MAC module receives the client payload data with the destination and source addresses and then adds, appends, or updates various header fields in accordance with the configuration specified. The MAC does not modify the destination address, the source address, or the payload received from the client. However, the TX MAC module adds a preamble (if the IP core is not configured to receive the preamble from user logic), pads the payload of frames greater than eight bytes to satisfy the minimum Ethernet frame payload of 46 bytes, and if you drive i_tx_skip_crc port to 0, the MAC calculates the CRC over the entire frame. If padding is added, it is also included in the CRC calculation. If you drive i_tx_skip_crc port to 1, the client must provide the CRC bytes and must provide frames that have a minimum size of 64 bytes and therefore do not require padding. The TX MAC module always inserts IDLE bytes to maintain an average IPG.

The H-Tile Hard IP for Ethernet IP core does not process incoming frames of less than nine bytes correctly. You must ensure such frames do not reach the TX client interface.

Figure 9. Typical Client Frame at the Transmit InterfaceIllustrates the changes that the TX MAC makes to the client frame when Enable preamble passthrough is turned off. This figure uses the following notational conventions:
  • <p> = payload size, which is arbitrarily large.
  • <s> = number of padding bits (0–46 bytes)
  • <g> = number of IPG bits (full bytes)

The following sections describe the functions performed by the TX MAC: