H-tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 2/16/2022
Public
Document Table of Contents

B.5.14. Lower 4 bytes of the Source address for Flow Control frames

Offset: 0x60F

Lower 4 bytes of the Source address for Flow Control frames Fields

Bit Name Description Access Reset
31:0 saddrl Lower 4 bytes of the Flow control Source Address
Lower 4 bytes of the 6 byte source address used for SFC and PFC frames
  • At power-on, saddrl is set to 32'hCBFC5ADD
  • After i_csr_rst_n is asserted, saddrl is set to the value given by module parameter tx_pause_saddr[31:0]
RW 0xCBFC5ADD

Did you find the information on this page useful?

Characters remaining:

Feedback Message