H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.6.64. TXSTAT Scratch Register

TXSTAT Scratch Register

32 bits of scratch register space for testing

Offset: 0x841

TXSTAT Scratch Register Fields

Bit Name Description Access Reset
31:0 scratch   RW 0x0