H-Tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 1/18/2024
Document Table of Contents
Give Feedback

B.1.20. Link Training Config Register for Lane 0

Provides CSRs for the following link training features:
  • LT PRBS Pattern Select for lane 0
  • LT PRBS Seed for lane 0

Offset: 0xD3

Access: RW

Link Training Config Register for Lane 0 Fields

Bit Name Description Access Reset
26:16 lt_prbs_seed_ln0 Link Training PRBS Seed for Lane 0

Sets the initial seed for PRBS. Default value is 11'h57e

RW 0x57E
2:0 lt_prbs_pattern_select_ln0 Link Training PRBS Pattern Select for Lane 0

0: Use Clause 92 Polynomial 0

1: Use Clause 92 Polynomial 1

2: Use Clause 92 Polynomial 2

3: Use Clause 92 Polynomial 3

4: Use Clause 72 Polynomial (if CL72 PRBS parameter is enabled)

All other settings reserved

  • Default value for lane 0 is 0
RW 0x0