H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Document Table of Contents

B.1.10. Auto-Negotiation Status Register 1

This register provides the lower bits of the AN RX Base page received from the link partner

Offset: 0xC7

Access: RO

Auto-Negotiation Status Register 1 Fields

Bit Name Description Access Reset
15:0 lp_base_page_low Link Partner Base Page (lower bits)

[15]: Link partner next page bit

[14]: Link partner ACK

[13]: Link partner RF bit

[12:10]: Link partner PAUSE bits

[9:5]: Link partner Echoed Nonce bits

[4:0]: Link partner Selector bits

RO 0x0