H-tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 2/16/2022
Public
Document Table of Contents

B.2.18. PCS Virtual Lane 3

Offset: 0x333

PCS Virtual Lane 3 Fields

Bit Name Description Access Reset
9:5 vlane19 Virtual lane mapping

Original virtual lane position of the data mapped to the PCS lane with this index.

For example, if you read the value 5 from vlane 12, it means the virtual lane data that the link partner transmitted on virtual lane 5 is being received on virtual lane 12. EHIP reorders the data automatically.

RO 0x1F
4:0 vlane18

Did you find the information on this page useful?

Characters remaining:

Feedback Message