H-tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 9/06/2023
Document Table of Contents

B.3.10. TX MAC Source Address Higher Bytes

Offset: 0x40D

TX MAC Source Address Higher Bytes Fields

Bit Name Description Access Reset
15:0 saddrh Source Address Insertion Source Address upper bytes
Upper 2 bytes of the 6 byte source address that is inserted by the TX MAC when TX source address insertion is enabled
  • At power-on, saddrh is set to 1
  • After i_csr_rst_n is asserted, saddrh is set to the value given by module parameter txmac_saddr[47:32]
RW 0x11

Did you find the information on this page useful?

Characters remaining:

Feedback Message