H-tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 2/16/2022
Public
Document Table of Contents

B.2.12. PCS Error Injection

Offset: 0x327

PCS Error Injection Fields

Bit Name Description Access Reset
19:0 inj_err Inject Error

0->1: Flip bits to inject encoding errors in corresponding virtual lane

0 :Clear all error injection settings

  • For EHIP with rate set to 100G, bits 0 to 19 are valid, and correspond to virtual lanes 0...19
RW 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message