H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.7.71. RX Payload bytes with no errors (upper 32 bits)

RX Payload bytes with no errors
Records the number of RX payload bytes in a frame with no FCS, undersized, oversized, or payload length errors.
  • Packet bytes are all the bytes from an Ethernet packet except the preamble, the header, and the FCS; the count does include PAD bytes
  • When rx VLAN/SVLAN detection is enabled, VLAN/SVLAN header bytes are also removed from the count
  • Bytes from packets that are less than 72 bytes long are not counted (undersize)
  • When length checking is turned on, bytes from frames where the L/T field was a Length, and the length was greater than the number of bytes in the packet are not counted (length error)
  • Bytes from packets that are longer than Maximum RX Frame Size value are not counted (oversize)
  • Bytes from packets that were interrupted by any kind of control frame are not counted (error or malformed)
  • Bytes from packets with an FCS error are not counted (error)
  • Bytes from packets with an L/T field that is between 1501 and 1535 inclusive are not counted (illegal type/length field)
  • The total count is 64b, split into a lower and upper 32b chunk
  • Because the count can change while the register is being read, we recommend using snapshot or shadow to freeze the count before reading it.

Offset: 0x961

RX Payload bytes with no errors (upper 32 bits) Fields

Bit Name Description Access Reset
31:0 stats_pcnt16 Statistics word

4 bytes of an 8 byte EHIP Statistics

RO 0x0