H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.4.2. RX MAC Scratch Register

Offset: 0x501

RX MAC Scratch Register Fields

Bit Name Description Access Reset
31:0 scratch

32 bits of scratch register space for testing

RW 0x0