H-tile Ethernet Hard IP User Guide: For Intel® Stratix® 10 Devices

ID 683430
Date 2/16/2022
Public
Document Table of Contents

B.5.38. Lower 4 bytes of the Destination address for RX Pause Frames

Offset: 0x707

Lower 4 bytes of the Destination address for RX Pause Frames Fields

Bit Name Description Access Reset
31:0 rx_pause_daddrl Lower bytes of the RX Flow Control Destination Address
Lower 4 bytes of the 6 byte destination address that must be found in incoming SFC and PFC frames.
  • This feature requires EHIP to be in a mode with the MAC turned on
  • When this setting is changed, the RX MAC must be reset
  • At power-on, this register defaults to 32'hC2000001
  • When i_csr_rst_n is asserted, this register is set to the value given by the module parameter rx_pause_daddr[31:0]
RW 0xC2000001

Did you find the information on this page useful?

Characters remaining:

Feedback Message