DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 6/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

14.1.8. Shared Memory (SharedMem)

The DSP Builder SharedMem block provides a memory block that you can read from or write to your model and read to or write from the processor interface.

The length of the Initial Data parameter, 1-D array, determines the size of the memory. You can optionally initialize the generated HDL with this data.

Table 84.  Parameters for the SharedMem Block
Parameter Description
Memory-Mapped Address Specifies the address of the memory block. Must evaluate to an integer address.
Enable bit slicing

Turn on to allow multiple SharedMem blocks to occupy the same address range and each to take a slice of the data bus. When you turn on this parameter, enter the most and least significant bits of the bus that this SharedMem block connects to in the MSB and LSB parameters. When using this feature, some restrictions apply to the SharedMem block:

  • The bit-slice width must be equal to or less than the bus width (i.e. the SharedMem cannot be asymmetric)
  • The bit-slice of one SharedMem block cannot overlap the bit-slice of another
  • The bit-slice must match the size of the data type specified in the Memory Output Type parameter. If SharedMem blocks share address ranges, their address ranges must overlap exactly
  • Only other SharedMem blocks can share an address with a SharedMem block
  • The SharedMem block must have an auto-generated address map (i.e. the Memory Mapped Address parameter must be a scalar value)
Read/Write Mode Specifies the mode of the memory as viewed from the processor:
  • Read: processor can only read over specified address range.
  • Write: processor can only write over specified address range.
  • Read/Write: processor can read or write over specified address range.
  • Constant: processor cannot access specified address range. This option continues to reserve space in the memory map.
Initial Data Specifies the initialization data. The size of the 1-D array determines the memory size.
Initialize Hardware Memory Blocks with Initial Data Contents Turn on to initialize the memory with the specified initial data values. Turn off to use only the size of the initial data for the size of memory. The Uninitialized means parameter on the Control Block Optimization tab determines the size.
Description Text describing the memory block. The description is propagated to the generated memory map.
Memory Output Type Specifies the data type that the memory block stores.
Memory Output Scale Specifies the scale factor to apply to the data stored in the memory block.
Sample Time Specifies the Simulink sample time.
Provide read-access input Turn on to expose the memory read-access input control (ra) for the FPGA-side output port (rd). You can use the read-access input to indicate when the output is not used. When the read-access input is 0, disabling the output offers potential power-saving benefits and avoids write-read contention. When the read-access input is 0, you cannot assume the value of the corresponding output. The hardware response to read-access input 0 depends on the physical memory's capabilities and design configuration. Turn off (default) to expose no read-access input control. This setting is equivalent to permanently enabling read access to the FPGA-side output by driving the inputs with constant 1. Any read control on the bus-side of the SharedMem is applied automatically by the bus decode logic.
Table 85.  Port Interface for the SharedMem Block
Signal Direction Type Description
a Input Unsigned integer Address.
wd Input Any fixed-point type Write data.
we Input Boolean Write enable.
ra Input Boolean Read access control (for the rd output) if you turn on Provide read-access input.
rd Output Any fixed-point type Read data.

Intel Hyperflex Architecture Support for SharedMem Block

Intel Hyperflex architectures do not support all modes of memory operation and some modes are performance limited. For more information, refer to the Intel Agilex 7 Embedded Memory User Guide or the Intel Stratix 10 Embedded Memory User Guide.

In designs on Intel Hyperflex architectures, Intel recommends you use a SharedMem block for one-way communication between internal and external Avalon memory-mapped interfaces. Do not select Read/Write for Read/Write Mode; only use Read or Write for Read/Write Mode not both read and write. On the internal side, either do not connect the rd interface or drive we to constant zero. Do not both dynamically drive we and use the rd output. Only use the SharedMem block in your design for one-way communication.

DSP Builder may duplicate your memory to provide support for up to one write with two reads on Intel Hyperflex architectures. Reads on the bus and system side are from separate copies of the memory and any writes are applied to both copies. DSP Builder offers SharedMem support in true dual port memory configurations depending on the constraints of the Intel Hyperflex architecture M20K block. SharedMem blocks have no support for dual clocks (bus clock must run at system rate) and no support for mixed widths (SharedMem data width must match bus width).