DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: hco1423077117484
Ixiasoft
Visible to Intel only — GUID: hco1423077117484
Ixiasoft
15.4.3. Add
q = a + b
For two or more inputs, the Add block outputs the sum of the inputs:
q = a + b + ...
For a single vector input, the Add block outputs the sum of elements:
q = Σ an
For a single scalar input, the Add block outputs the input value:
q = a
.
Parameter | Description |
---|---|
Output data type mode | Determines how the block sets its output data type:
|
Output data type | Specifies the output data type. For example, sfix(16), uint(8). |
Number of Inputs | Specifies the number of inputs. |
Fused datapath | This option affects the floating-point architectures. Turn on this option to save hardware by omitting normalization stages between adder stages. The output deviates from that expected of IEEE compliance. |
Floating point rounding | Specifies what rounding to apply to the result:
|
Output scaling value | Specifies the output scaling value. For example, 2^-15. |
.
Signal | Direction | Type | Description | Vector Data Support | Complex Data Support |
---|---|---|---|---|---|
a | Input | Any fixed- or floating-point type | Operand 1 | Yes | Yes |
b | Input | Any fixed- or floating-point type | Operand 2 | Yes | Yes |
q | Output | Derived fixed- or floating-point type | Result | Yes (scalar output in one input case). | Yes |