DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: hco1423076977741
Ixiasoft
Visible to Intel only — GUID: hco1423076977741
Ixiasoft
4.7.4.3. Restrictions for DSP Builder Designs with Avalon Streaming Interface and AXI4-Stream Blocks
The Avalon streaming and AXI4-Stream interface specifications only allow a single data port per interface. To handle multiple data ports through a single Avalon streaming or AXI4-Stream interface, pack them together into a single signal, then unpack on the other side of the interface. For the maximum width for a data signal, refer to the Avalon Interface Specifications.
Use the BitCombine and BitExtract blocks to pack and unpack.