DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

7.12.3. 2-Antenna DUC for WiMAX

This design example shows how to build a 2-antenna DUC to meet a WiMAX specification.

The top-level testbench includes Control, Signals, Run ModelSim, and Run Quartus Prime blocks, plus a ChanView block that deserializes the output bus.

The DUCChip subsystem includes a Device block and a lower level DUC2Antenna subsystem.

The DUC2Antenna subsystem includes InterpolatingFIR, SingleRateFIR, Const, ComplexMixer, NCO, and Scale blocks.

The model file is demo_wimax_duc.mdl.

Note: This design example uses the Simulink Signal Processing Blockset.