7.8.3. Kronecker Tensor Product
The top-level testbench includes Control, Signals, Run ModelSim, and Run Quartus Prime blocks.
The Chip subsystem includes the Device block and a lower-level KroneckerSubsystem subsystem.
The KroneckerSubsystem subsystem includes ChannelIn, ChannelOut, Loop, Const, DualMem, Mult, and SynthesisInfo blocks.
In this design example, the top level of the FPGA device (marked by the Device block) and the synthesizable KroneckerSubsystem subsystem (marked by the SynthesisInfo block) are at different hierarchy levels.
The model file is demo_kronecker.mdl.