DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.14. DSP Builder Reference Designs

DSP Builder also includes reference designs that demonstrate the design of DDC and DUC systems for digital intermediate frequency (IF) processing.

This folder accesses groups of reference designs that illustrate the design of DDC and DUC systems for digital intermediate frequency (IF) processing.

The first group implements IF modem designs compatible with the Worldwide Interoperability for Microwave Access (WiMAX) standard. Intel provides separate models for one and two antenna receivers and transmitters.

The second group implement IF modem designs compatible with the wideband Code Division Multiple Access (W-CDMA) standard.

This folder also contains reference designs.

STAP for radar systems applies temporal and spatial filtering to separate slow moving targets from clutter and null jammers. Applications demand highprocessing requirements and low latency for rapid adaptation. High-dynamic ranges demand floating-point datapaths.