High Bandwidth Memory (HBM2) Interface Intel® FPGA IP User Guide

ID 683189
Date 1/20/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.5. User-interface Signals

The HBM2 IP supports both the AXI interface and the Avalon® memory-mapped interface user interface.