High Bandwidth Memory (HBM2) Interface Intel® FPGA IP User Guide

ID 683189
Date 9/27/2021
Document Table of Contents

6.2.5. User-interface Signals

The HBM2 IP supports both the AXI interface and the Avalon® memory-mapped interface user interface.

Did you find the information on this page useful?

Characters remaining:

Feedback Message