High Bandwidth Memory (HBM2) Interface Intel® FPGA IP User Guide

ID 683189
Date 9/27/2021
Public
Document Table of Contents

6.2. High Bandwidth Memory (HBM2) Interface Intel® FPGA IP Controller Interface Signals

This section lists the signals that connect core logic to the High Bandwidth Memory (HBM2) Interface Intel® FPGA IP.

Did you find the information on this page useful?

Characters remaining:

Feedback Message