JESD204B Intel® FPGA IP Design Example User Guide: Intel® Quartus® Prime Standard Edition

ID 683094
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.7.1.1.1. JESD204B Subsystem in Platform Designer (Standard)

The JESD204B subsystem Platform Designer (Standard) project, jesd204b_subsystem.qsys, instantiates the following modules:

  • JESD204B IP core (altera_jesd204) configured in duplex, non-bonded mode (with TX and RX datapaths)
  • Reset sequencer (altera_reset_sequencer)
  • Transceiver PHY reset controller (altera_xcvr_reset_control)
  • ATX PLL (altera_xcvr_atx_pll_a10)
  • Avalon-MM bridge (altera_avalon_mm_bridge)

The grouping of modules into a single Platform Designer (Standard) subsystem project facilitates easy implementation of multi-link capabilities. For every link that you implement, a jesd204b_subsystem.qsys project is instantiated in the top level Platform Designer (Standard) project and assigned an address as described in the Address Map section of the Platform Designer (Standard) System section. Each link can be reset and dynamically reconfigured independently.

JESD204B IP Core

The generated example design is a self-contained system with its own JESD204B IP core. This IP core is separate from the IP core that is generated from the IP tab. The example design JESD204B IP core is configured in duplex mode (with TX and RX data paths) and has the IP parameter settings as set when you generate the example design. The JESD204B IP base core and PHY layer connect to the Nios II processor via the Avalon-MM interconnect. There are three separate Avalon-MM ports for the JESD204B IP core:
  • Base core TX data path – For dynamic reconfiguration of the TX CSR parameters
  • Base core RX data path – For dynamic reconfiguration of the RX CSR parameters
  • PHY layer – For dynamic reconfiguration of transceiver PHY CSR (including data rate reconfiguration)

The Nios II processor writes to the JESD204B IP core CSR during a dynamic reconfiguration operation. By default, the software does not contain any dynamic reconfiguration features but you can use the Platform Designer (Standard) system to implement such feature in the software.

Reset Sequencer

The reset sequencer is a standard Platform Designer (Standard) component in the IP Catalog standard library. The reset sequencer generates the following system resets to reset various modules in the system:

  • Core PLL reset—resets the core PLL
  • Transceiver reset—resets the JESD204B IP core PHY module
  • TX/RX JESD204B IP core CSR reset—resets the TX/RX JESD204B IP core CSRs
  • TX/RX link reset—resets the TX/RX JESD204B IP core base module and transport layer
  • TX/RX frame reset—resets the TX/RX transport layer, upstream and downstream modules

The reset sequencer has hard and soft reset options. The hard reset port connects to the global_rst_n input pin in the top level design. The Nios II processor executes a soft reset by issuing the reset command to the Avalon-MM interface of the reset sequencer. When you assert a hard reset or issue the relevant reset command via the Nios II processor, the reset sequencer cycles through all the various module resets based on a pre-set sequence. The figure below illustrates the sequence and also shows how the reset sequencer output ports correspond to the modules that are being reset.

Figure 27. Reset Sequence


Transceiver PHY Reset Controller

The transceiver PHY reset controller is a standard Platform Designer (Standard) component in the IP Catalog standard library. This module takes the transceiver PHY reset output from the reset sequencer and generates the proper analog and digital reset sequencing for the transceiver PHY module.

ATX PLL

The ATX PLL is a standard Platform Designer (Standard) component in the IP Catalog standard library. This module supplies a low-jitter serial clock to the Arria 10 transceiver PHY module. The reference clock input to the ATX PLL is the device_clk. The ATX PLL has an Avalon-MM interface that connects to the Nios II processor via the Avalon-MM interconnect and can receive configuration instructions from the Nios II processor. By default, the software does not contain any dynamic reconfiguration features but you can use the Platform Designer (Standard) system to implement such feature in the software.

Avalon-MM Bridge

All the Avalon-MM submodules in the JESD204B subsystem are connected via Avalon-MM interconnect to a single Avalon-MM bridge. This bridge is the single interface for Avalon-MM communications into and out of the subsystem.

JESD204B Subsystem Address Map

You can access the address map of the submodules in the JESD204B subsystem by clicking on the Address Map tab in the Platform Designer (Standard) window.

Table 35.  JESD204B Subsystem Address MapThis table lists the memory allocation address map.

Avalon-MM Peripheral

Address Map

JESD204B IP core transceiver reconfiguration interface

0x0000 – 0x3FFF

ATX PLL (up to 4 modules per link)

0x8000 – 0x8FFF (Module 0)

0x9000 – 0x9FFF (Module 1)

0xA000 – 0xAFFF (Module 2)

0xB000 – 0xBFFF (Module 3)

JESD204B IP core CSR – TX

0xC000 – 0xC3FF

JESD204B IP core CSR – RX

0xD000 – 0xD3FF

Reset sequencer

0xE000 – 0xE0FF