Visible to Intel only — GUID: bhc1455587392984
Ixiasoft
1.1. JESD204B Design Example Quick Start Guide
1.2. Supported Configurations
1.3. Generic Design Example
1.4. Presets
1.5. Selecting and Generating the Design Example
1.6. Design Example with RTL State Machine Control Unit
1.7. Design Example with NIOS Control Unit
1.8. JESD204B Intel® FPGA IP Design Example User Guide Document Archives
1.9. Document Revision History for the JESD204B Intel® FPGA IP Design Example User Guide
1.7.1. Design Example Components
1.7.2. System Clocking
1.7.3. Nios II Processor Design Example Files
1.7.4. Nios II Processor Design Example System Parameters
1.7.5. Nios II Processor Design Example System Interface Signals
1.7.6. Compiling the Design Example for Synthesis
1.7.7. Implementing the Design on the Development Kit
1.7.8. Running the Software Control Flow
1.7.9. Customizing the Design Example
Visible to Intel only — GUID: bhc1455587392984
Ixiasoft
1.1. JESD204B Design Example Quick Start Guide
The JESD204B IP provides the capability of generating design examples for selected configurations.
Figure 1. Development Stages for the Design Example