Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.2. System MMU Block Diagram

Figure 6. System MMU Block Diagram

At the memory system level, the system MMU controls the following functions when performing an address translation:

  • TLB operation
  • Security state determination
  • Context determination
  • Memory access permissions and determination of memory attributes
  • Memory attribute checks