Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.3.8. Interrupts

The clock manager provides one interrupt output, which is enabled through the global interrupt enable register (intrgen). The interrupt can be programmed to trigger when either the PLL achieves or loses its lock.