Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

25.4.5. CoreSight Trace Memory Controller

The CoreSight Trace Memory Controller (TMC) has three possible configurations:
  • Embedded Trace FIFO (ETF)
  • Embedded Trace Router (ETR)

ETB is not used in this device.

For more information, refer to the CoreSight System Trace Memory Controller Technical Reference Manual on the ARM® Infocenter website.