Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4.9. System Memory Management Unit Interrupts

Table 48.  SMMU Interrupt Descriptions
Interrupt Type GIC Interrupt Name(s) Description
Global Fault Interrupt

gbl_flt_irpt_s

gbl_flt_irpt_ns

The SMMU asserts the global fault interrupt when a fault is identified in the translation process before a context is mapped. The SMMU provides both a secure (gbl_flt_irpt_s) and non-secure (gbl_flt_irpt_ns) global fault interrupt signal to the generic interrupt controller (GIC).
Performance Monitoring Interrupt

perf_irpt_FPGA_TBU

perf_irpt_DMA_TBU

perf_irpt_EMAC_TBU

perf_irpt_IO_TBU

perf_irpt_SDM_TBU

The SMMU asserts this interrupt when a performance counter overflows.
Combined Interrupt

comb_irpt_ns

comb_irpt_s

The non-secure combined interrupt is the logical OR of glb_flt_irpt_ns, perf_irpt_<tbu_name> and cxt_irpt_<number>

The secure combined interrupt is the logical OR of glb_flt_irpt_s, perf_irpt_<tbu_name> and cxt_irpt_<number>

Context Interrupt cxt_irpt_0 through cxt_irpt_31 The SMMU asserts one of these interrupts when a context fault is detected.