Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. Features of the HPS

  • Quad-core ARM® Cortex*-A53 MPCore™ processor
  • Cache Coherency Unit (CCU)
  • System Memory Management Unit (SMMU)
  • System interconnect that includes:
    • L3 main interconnect
      • Provides high bandwidth routing from master to slave
      • Provides two memory-mapped HPS-to-FPGA interfaces:
        • HPS-to-FPGA bridge (32-, 64-, or 128-bit wide ARM® Advanced Microcontroller Bus Architecture ( AMBA* ) Advanced eXtensible Interface ( AXI* )-4)
        • Lightweight HPS-to-FPGA bridge: 32-bit wide AXI-4
    • MPFE interconnect
      • Routes transactions from FPGA translation buffer units (TBU) to SDRAM or SoC
  • General-purpose direct memory access (DMA) controller
  • 256 KB on-chip RAM
  • Error checking and correction controllers for on-chip RAM and peripheral RAMs
  • Clock manager
  • Reset manager
  • System manager
  • Dedicated I/O pin multiplexer (MUX)
  • NAND flash controller
  • Secure digital/multimedia card (SD/MMC) controller
  • Three Ethernet media access controllers (EMACs)
  • Two USB 2.0 on-the-go (OTG) controllers
  • Two serial peripheral interface (SPI) master controllers
  • Two SPI slave controllers
  • Five inter-integrated circuit (I2C) controllers:
    • Three can provide support for EMAC
    • Two for general purpose
  • Two UARTs
  • Two general-purpose I/O (GPIO) interfaces with a total of 48 dedicated I/O
  • Four system timers
  • Four watchdog timers
  • ARM® CoreSight* debug components:
    • Debug access port (DAP)
    • Trace port interface unit (TPIU)
    • System trace macrocell (STM)
    • Embedded trace macrocell (ETM)
    • Embedded trace router (ETR)
    • Embedded cross trigger (ECT)