E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.2.15. Transfer Ready (AIB reset) Status for EHIP, ELANE, and PTP Channels

Offset: 0x32B

aib_transfer_ready_status Fields

Bit Name Description Access Reset
21:20 ptp_rx_transfer_ready PTP TX Channels Transfer Ready Status

1: transfer_ready is 1.

RO 0x0
19:16 ehip_rx_transfer_ready EHIP/ELANE RX Channels Transfer Ready Status

1: transfer_ready is 1.

RO 0x0
5:4 ptp_tx_transfer_ready PTP TX Channels Transfer Ready Status

1: transfer_ready is 1.

RO 0x0
3:0 ehip_tx_transfer_ready EHIP/ELANE TX Channels Transfer Ready Status

1: transfer_ready is 1.

RO 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message