E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Reset Sequencer RS-FEC Disable

Offset: 0x313

Reset Sequencer RS-FEC Disable Fields

Bit Name Description Access Reset
5 rsfec_disable Reset Sequencer RS-FEC Disable

Indicates to the reset sequencer that RSFEC has been disabled or bypassed.

0: RSFEC is enabled

1: RSFEC is disabled

RW 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message