E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents SDC for Multiple E-Tile Instances

Refer to the Hold Timing Violation section in the E-Tile Transceiver PHY User Guide.