3.7.5. IP Core Testbenches
Intel provides a compilation-only design example and a testbench that you can generate for the E-Tile CPRI PHY IP core.
To generate the testbench, in the E-Tile CPRI PHY parameter editor, you must first set the parameter values for the IP core variation you intend to generate in your end product. If you do not set the parameter values for your DUT to match the parameter values in your end product, the testbench you generate does not exercise the IP core variation you intend.
The testbench demonstrates XGMII data transfer to PHY with internal serial loopback and performs basic latency calculations. It is not intended to be a substitute for a full verification environment.
Did you find the information on this page useful?