E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.1.13. Auto Negotiation Status Register 4

Offset: 0xCA

an_status4 Fields

Bit Name Description Access Reset
31:0 lp_next_page_high Link Partner Next Page (upper bits)

[31:0]: Link partner Unformatted bits

RO 0x0