Intel FPGA Integer Arithmetic IP Cores User Guide

ID 683490
Date 10/05/2020
Public
Document Table of Contents

10.5. Ports

The following tables list the input and output ports for the ALTMULT_ACCUM IP core.

Table 40.  ALTMULT_ACCUM Input Ports
Port Name Required Description
accum_sload No

Causes the value on the accumulator feedback path to go to zero (0) or to accum_sload_upper_data when concatenated with 0. If the accumulator is adding and the accum_sload port is high, then the multiplier output is loaded into the accumulator. If the accumulator is subtracting, then the opposite (negative value) of the multiplier output is loaded into the accumulator.

aclr0 No The first asynchronous clear input. The aclr0 port is active high.
aclr1 No The second asynchronous clear input. The aclr1 port is active high.
aclr2 No The third asynchronous clear input. The aclr2 port is active high.
aclr3 No The fourth asynchronous clear input. The aclr3 port is active high.
addnsub No Controls the functionality of the adder. If the addnsub port is high, the adder performs an add function; if the addnsub port is low, the adder performs a subtract function.
clock0 No Specifies the first clock input, usable by any register in the IP core.
clock1 No Specifies the second clock input, usable by any register in the IP core.
clock2 No Specifies the third clock input, usable by any register in the IP core.
clock3 No Specifies the fourth clock input, usable by any register in the IP core.
dataa[] Yes Data input to the multiplier. The size of the input port depends on the WIDTH_A parameter value.
datab[] Yes Data input to the multiplier. The size of the input port depends on the WIDTH_B parameter value.
ena0 No Clock enable for the clock0 port.
ena1 No Clock enable for the clock1 port.
ena2 No Clock enable for the clock2 port.
ena3 No Clock enable for the clock3 port.
signa No Specifies the numerical representation of the dataa[] port. If the signa port is high, the multiplier treats the dataa[] port as signed two's complement. If the signa port is low, the multiplier treats the dataa[] port as an unsigned number.
signb No Specifies the numerical representation of the datab[] port. If the signb port is high, the multiplier treats the datab[] port as signed two's complement. If the signb port is low, the multiplier treats the datab[]port as an unsigned number.
Table 41.  ALTMULT_ACCUM Input Ports (HardCopy Devices Only)
Port Name Required Description
sourcea No Input source for scan chain A and dynamically controls whether the scanina[] and dataa[] ports are fed to the multiplier.
sourceb No Input source for scan chain B.
Table 42.  ALTMULT_ACCUM Input Ports (Stratix IV Devices Only)
Port Name Required Description
accum_round No Enables accumulator rounding.
Table 43.  ALTMULT_ACCUM Output Ports
Port Name Required Description
overflow No Overflow port for the accumulator.
result[] Yes Accumulator output port. The size of the output port depends on the WIDTH_RESULT parameter value.
scanouta[] No Output of the first shift register. The size of the output port depends on the WIDTH_A parameter value. The parameter editor renames the scanouta[] port to shiftouta port.
scanoutb[] No Output of the second shift register. The size of the input port depends on the WIDTH_B parameter value. The parameter editor renames the scanoutb[] port to shiftoutb port.

Did you find the information on this page useful?

Characters remaining:

Feedback Message