Intel FPGA Integer Arithmetic IP Cores User Guide

Download
ID 683490
Date 10/05/2020
Public
Document Table of Contents

4.7.3. Pipelining

Table 14.   Pipelining Tab
Parameter Value Default Value Description
Do you want to pipeline the function?
Pipeline

No

Yes

No Select Yes to enable pipeline register to the multiplier's output. Enabling the pipeline register adds extra latency to the output.
Latency Any value greater than 0. 1 Specify the desired output latency in clock cycle.
Clear Signal Type

NONE

ACLR

SCLR

NONE Specify the type of reset for the pipeline register.

Select NONE if you do not use any pipeline register.

Select ACLR to use asynchronous clear for the pipeline register. This will generate ACLR port.

Select SCLR to use synchronous clear for the pipeline register. This will generate SCLR port.

Create a 'clken' clock enable clock Specifies active high clock enable for the clock port of the pipeline register
What type of optimization do you want?
Type

Default

Speed

Area

Default Specify the desired optimization for the IP core.

Select Default to let Intel® Quartus® Prime software to determine the best optiomization for the IP core.

Did you find the information on this page useful?

Characters remaining:

Feedback Message