DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 3/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.12.3. Bit Combine for Boolean Vectors

This design example demonstrates different ways to use the BitCombine primitive block to create signals of different widths from a vector of Boolean signals.

The one input BitCombine block is a special case that concatenates all the components of the input vector and produces one wide scalar output signal. You can apply 1-bit reducing operators to vectors of Boolean signals. The BitCombine block supports multiple input concatenation. When vectors of Boolean signals are input on multiple ports, corresponding components from each vector are combined so that the output is a vector of signals.

The model file is demo_bitcombine.mdl.