DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 3/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13.1.6. Register Field (RegField)

The DSP Builder RegField block provides a register field that you can read in your model and read or write with the processor interface.
Table 80.  Parameters for the RegField Block
Parameter Description
Register Offset Specifies the address of the register. Must evaluate to an integer address.
Read/Write Mode Specifies the mode of the memory as viewed from the processor:
  • Write: processor can only write over specified address range.
  • Read/Write: processor can read or write over specified address range.
  • Constant: processor cannot access specified address range. This option continues to reserve space in the memory map.
Most Significant Bit Specifies the MSB of the memory-mapped register in a processor word (allows different registers to share same address). When multiple RegBit, RegOut, and RegField blocks specify the same address, they refer to the same Avalon-MM register. To avoid conflicts, ensure that the ranges that you specify do not overlap.
Least Significant Bit Specifies the LSB of the memory-mapped register in a processor word (allows different registers to share same address). When multiple RegBit, RegOut, and RegField blocks specify the same address, they refer to the same Avalon-MM register. To avoid conflicts, ensure that the ranges that you specify do not overlap.
Register Output Type Specifies the width and sign of the data type that the register stores. The size should equal (MSB – LSB + 1).
Register Output Scale Specifies the scaling of data type that the register stores. For example. 2–15 for 15 of the above bits as fractional bits.
Initial Value Specifies the initial state of the register.
Description Text describing the register. The description is propagated to the generated memory map.
Sample Time Specifies the Simulink sample time.
Table 81.  Port Interface for the RegField Block
Signal Direction Type Description
q Output As specified in Register Output Type. Data.