DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 3/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.6.4.4. Adder Trees and Scalar Products

The matmul_flash_RS and matmul_flash_RD design examples use vector signals with floating-point components.

The gemm_flash design example is a generalized matrix multiplication design that uses the Scalar Product block to calculate an inner product. The adder tree and the Scalar Product block have similar parameters:

  • Fused datapath. Enable this option to reduce logic utilization at the expense of IEEE compliance
  • Rounding modes:
    1. Nearest
    2. Down (towards negative infinity)
    3. Up (towards positive infinity)
    4. Towards zero

When you turn on Fused datapath, you can select only the rounding modes Nearest and Towards zero. Logic utilization is highest when your design uses rounding mode Nearest.

Figure 89. Floating-Point Rounding