DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 3/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

13.1.5. Register Bit (RegBit)

The DSP Builder RegBit block provides a register bit that you can read in your model and read or write with the processor interface.
Table 78.  Parameters for the RegBit Block
Parameter Description
Register Offset Specifies the address of the register. Must evaluate to an integer address.
Read/Write Mode Specifies the mode of the memory as viewed from the processor:
  • Read: processor can only read over specified address range.
  • Write: processor can only write over specified address range.
  • Read/Write: processor can read or write over specified address range.
  • Constant: processor cannot access specified address range. This option continues to reserve space in the memory map.
Bit Specifies the bit location of the memory-mapped register in a processor word (allows different registers to share same address).
Initial Value Specifies the initial state of the register.
Description Text describing the register. The description is propagated to the generated memory map.
Sample Time Specifies the Simulink sample time.
Table 79.  Port Interface for the RegBit Block
Signal Direction Type Description
q Output Boolean Data.