DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 3/23/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.2.5. Channelization for Two Channels with a Folding Factor of 3

If the number of channels is greater than the period, multiple wires are required. Each IP block in your design is internally vectorized to build multiple blocks in parallel.
Figure 12. Channelization for Two Channels with a Folding Factor of 3Combines two input channels into a single output wire (ChanCount = 2, ChanWireCount = 1, ChanCycleCount = 2). Three available time slots exist in the output channel and every third time slot has a “don’t care” value when the valid signal is low. The value of the channel signal while the valid signal is low does not matter.