Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 8/28/2023
Public
Document Table of Contents

18. Ethernet Media Access Controller

The hard processor system (HPS) provides two Ethernet media access controller (EMAC) peripherals. Each EMAC can be used to transmit and receive data at 10/100/1000 Mbps over Ethernet connections in compliance with the IEEE 802.3 specification. The EMACs are instances of the Synopsys* DesignWare® 3504-0 Universal 10/100/1000 Ethernet MAC (DWC_gmac).

The EMAC has an extensive memory-mapped control and status register (CSR) set, which can be accessed by the Arm* Cortex®-A9 MPCore* .

For an understanding of this chapter, you should be familiar with the basics of IEEE 802.3 media access control (MAC). 56

56

Portions © 2017 Synopsys* , Inc. Used with permission. All rights reserved. Synopsys* & DesignWare are registered trademarks of Synopsys* , Inc. All documentation is provided "as is" and without any warranty. Synopsys* expressly disclaims any and all warranties, express, implied, or otherwise, including the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, and any warranties arising out of a course of dealing or usage of trade.

†Paragraphs marked with the dagger (†) symbol are Synopsys* Proprietary. Used with permission.