Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 12/03/2024
Public
Document Table of Contents

12.4.2. L3 Interconnect Interface

The SDRAM controller interfaces to the L3 interconnect with a dedicated 32-bit AXI interface, operating on the l3_main_clk clock domain.