Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 8/28/2023
Public
Document Table of Contents

24.4.5.3. Masking the Interrupt

The timer interrupt can be masked using the timer1controlreg register.

To mask an interrupt, write a 1 to the timer1_interrupt_mask bit of the timer1controlreg register. †