Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 12/03/2024
Public
Document Table of Contents

2.2.4.1.2. DDR PHY

The DDR PHY interfaces the single port memory controller to the HPS memory I/O.