Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 8/28/2023
Public
Document Table of Contents

6.1. Features of the System Manager

Software accesses the CSRs in the system manager to control and monitor various functions in other HPS modules that require external control signals. The system manager connects to these modules to perform the following functions:

  • Sends pause signals to pause the watchdog timers when the processors in the MPU subsystem are in debug mode
  • Selects the EMAC level 3 (L3) master signal options.
  • Freezes the I/O pins after the HPS comes out of cold reset and during serial configuration.
  • Selects the SD/MMC controller clock options and L3 master signal options.
  • Selects the NAND flash controller bootstrap options and L3 master signal options.
  • Selects USB controller L3 master signal options.
  • Provides control over the DMA security settings when the HPS exits from reset.
  • Provides boot source and clock source information that can be read during the boot process.
  • Provides the capability to enable or disable an interface to the FPGA.
  • Routes parity failure interrupts from the L1 caches to the Global Interrupt Controller.
  • Sends error correction code (ECC) enable signals to all HPS modules with ECC-protected RAM.
  • Provides the capability to inject errors during testing in the MPU L2 ECC-protected RAM.