AN 886: Intel Agilex® 7 Device Design Guidelines

ID 683634
Date 10/09/2023
Document Table of Contents PLL Board Design Guidelines

Table 55.  PLL Board Design Guidelines Checklist
Number Done? Checklist Item
1   Connect all PLL power pins to reduce noise even if the design does not use all the PLLs.
2   Power supply nets are provided by an isolated power plane, a power plane cut out, or thick trace of at least 20 mils.

Plan your board design when you design a power system for PLL usage and to minimize jitter, because PLLs contain analog components embedded in a digital device.