2.5.1. Coding Styles and Design Recommendations
|1||Follow recommended coding styles, especially for inferring device dedicated logic such as memory and DSP blocks.|
HDL coding styles can have a significant effect on the quality of results for programmable logic designs. Intel recommends that you use coding styles to achieve optimal synthesis results. When designing memory and digital system processing (DSP) functions, understand the device architecture so you can take advantage of the dedicated logic block sizes and configurations.
|1||Use synchronous design practices. Pay attention to clock and reset signals.|
In a synchronous design, a clock signal triggers all events. When all of the registers’ timing requirements are met, a synchronous design behaves in a predictable and reliable manner for all process, voltage, and temperature (PVT) conditions. You can easily target synchronous designs to different device families or speed grades.
Problems with asynchronous design techniques include reliance on propagation delays in a device, incomplete timing analysis, and possible glitches. Pay particular attention to your clock signals, because they have a large effect on your design’s timing accuracy, performance, and reliability. Problems with clock signals can cause functional and timing problems in your design. Use dedicated clock pins and clock routing for best results. For clock inversion, multiplication, and division, use the device PLLs. For clock multiplexing and gating, use the dedicated clock control block or PLL clock switchover feature instead of combinational logic.
For information about Hardware Description Language (HDL) coding style recommendations, refer to the Intel® Quartus® Prime Pro Edition User Guide: Design Recommendations.
Did you find the information on this page useful?