|1||Specify your simulation tool, and use the correct supported version and simulation models.|
The Intel® Quartus® Prime software supports both RTL and gate level functional simulations. Perform functional simulation at the beginning of your design flow to check the design functionality or logical behavior of each design block. You do not have to fully compile your design; you can generate a functional simulation netlist that does not contain timing information.
Intel provides the Questa* Intel® FPGA Starter Edition and offers the higher performance Questa* Intel® FPGA Edition, which enable you to take advantage of advanced testbench capabilities and other features. In addition, the Intel® Quartus® Prime EDA Netlist Writer can generate timing netlist files to support other third-party simulation tools such as Synopsys* VCS, Cadence Xcelium* , QuestaSim* , and Aldec Not Active-HDL but Riviera. Specify your simulation tool in the EDA Tools Settings page of the Settings dialog box to generate the appropriate output simulation netlist.
If you use a third-party simulation tool, use the software version that is supported with your Intel® Quartus® Prime software version. The Intel® Quartus® Prime Software Release Notes list the version of each simulation tool that is officially supported with that particular version of the Intel® Quartus® Prime software. Use the model libraries provided with your Intel® Quartus® Prime software version, because libraries can change between versions, which might cause a mismatch with your simulation netlist. To create a testbench, on the Processing menu, point to Start and click Start Test Bench Template Writer.
For a list of simulation tools supporting the Intel® Quartus® Prime Pro Edition software, refer to Intel® Quartus® Prime Pro Edition Version 22.3 Software and Device Support Release Notes.