AN 886: Intel Agilex® 7 Device Design Guidelines

ID 683634
Date 5/12/2023
Document Table of Contents

9.11.2. Configuration Flash

For more information, refer to the Device Configuration - Support Center web page.

GUIDELINE: When configuring FPGA from flash, select a compatible QSPI device.

GUIDELINE: Select the QSPI device that fits your design. Using a larger device allows for increases in the design bitstream size.

GUIDELINE: Connect the serial flash or quad SPI flash reset pin to the AS_nRST pin.

The SDM must fully control the QSPI reset. Do not connect the quad SPI reset pin to any external host.

Did you find the information on this page useful?

Characters remaining:

Feedback Message